VHDL for FPGA Design/D Flip Flop - Wikibooks, open books for an open world
ECE 545 Lecture 7 Behavioral Modeling of Sequential-Circuit Building Blocks Mixing Design Styles Modeling of Circuits with a Regular Structure. - ppt download
D flip flop VHDL
VHDL || Electronics Tutorial
VHDL code for D Flip Flop - FPGA4student.com
Modelling Sequential Logic in VHDL
2 bit up 4 bit counter with D flip flops - VHDL - Stack Overflow
vhdl Tutorial - D-Flip-Flops (DFF) and latches
Solved FPGA Problems C10-2. The VHDL program in Figure | Chegg.com